# 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 

## General Description

The MAX4357 is a $32 \times 16$ highly integrated video crosspoint switch matrix with input and output buffers. This device operates from dual $\pm 3 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ supplies or from a single +5 V supply. Digital logic is supplied from an independent single +2.7 V to +5.5 V supply. All inputs and outputs are buffered, with all outputs able to drive standard $75 \Omega$ reverse-terminated video loads.
The switch matrix configuration and output buffer gain are programmed through an SPI/QSPITM-compatible, three-wire serial interface and initialized with a single update signal. The unique serial interface operates in two modes facilitating both fast updates and initialization. On power-up, all outputs are initialized in the disabled state to avoid output conflicts in large-array configurations.
Superior flexibility, high integration, and space-saving packaging make this nonblocking switch matrix ideal for routing video signals in security and video-ondemand systems.
The MAX4357 is available in a 128-pin TQFP package and specified over an extended $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

Applications
Security Systems
Video Routing
Video-On-Demand Systems

Typical Operating Circuit


SPI/QSPI are trademarks of Motorola, Inc.

Features
$-32 \times 16$ Nonblocking Matrix with Buffered Inputs
and Outputs

- Operates from a $\pm 3 \mathrm{~V}, \pm 5 \mathrm{~V}$, or +5 V Supply
- Each Output Individually Addressable
- Individually Programmable Output Buffer Gain ( $\mathrm{A} v=+1 \mathrm{~V} / \mathrm{V}$ or $+2 \mathrm{~V} / \mathrm{V}$ )
- High-Impedance Output Disable for Wired-OR Connections
- 0.1dB Gain Flatness to 12 MHz
- Minimum -62dB Crosstalk, -110dB Isolation at 6 MHz
- 0.05\%/0.1 ${ }^{\circ}$ Differential Gain/Differential Phase Error
- Low 220mW Power Consumption (0.43mW per Point)

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX4357ECD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 128 TQFP |

Pin Configuration appears at end of data sheet.
Functional Diagram


## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## ABSOLUTE MAXIMUM RATINGS



Current into Any Analog Input Pin (IN_) ........................... $\pm 50 \mathrm{~mA}$
Current into Any Analog Output Pin (OUT_).................... $\pm 75 \mathrm{~mA}$
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
128-Pin TQFP (derate $25 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )................. 2 W
Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature ..................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ............................... $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 5 \mathrm{~V}$
$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{I N}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Voltage Range | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}- \\ & \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | Guaranteed by PSRR test |  | 4.5 |  | 10.5 | V |
| Logic-Supply Voltage Range | VDD to DGND |  |  | 2.7 |  | 5.5 | V |
| Gain (Note 1) | Av | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{EE}}+2.5 \mathrm{~V}\right)<\mathrm{V}_{\mathrm{IN}}<\left(\mathrm{V}_{\mathrm{CC}}-2.5 \mathrm{~V}\right), \\ & \mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | 0.97 | 0.995 | 1 | V/V |
|  |  | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{EE}}+2.5 \mathrm{~V}\right)<\mathrm{V}_{I N_{-}}<\left(\mathrm{V}_{\mathrm{CC}}-2.5 \mathrm{~V}\right), \\ & \mathrm{AV}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ |  | 0.99 | 0.999 | 1 |  |
|  |  | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{EE}}+3.75 \mathrm{~V}\right)<\mathrm{V}_{\mathrm{IN}}<\left(\mathrm{V}_{\mathrm{CC}}-3.75 \mathrm{~V}\right), \\ & \mathrm{AV}_{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | 1.92 | 1.996 | 2.08 |  |
|  |  | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{EE}}+3.75 \mathrm{~V}\right)<\mathrm{V}_{\mathrm{IN}}<\left(\mathrm{V}_{\mathrm{CC}}-3.75 \mathrm{~V}\right) \\ & \mathrm{AV}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ |  | 1.94 | 2.008 | 2.06 |  |
|  |  | $\begin{aligned} & \left(V_{E E}+1 \mathrm{~V}\right)<\mathrm{V}_{\mathrm{IN}}<\left(\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}\right), \\ & \mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ |  | 0.95 | 0.994 | 1 |  |
| Gain Matching (Channel to Channel) |  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  |  | 0.5 | 1.5 | \% |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 0.5 | 2 |  |
| Temperature Coefficient of Gain | TCAV |  |  |  | 10 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | VIN_ | $A \mathrm{~V}=+1 \mathrm{~V} / \mathrm{V}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{EE}}+1$ |  | $\mathrm{V}_{\text {CC }}-1.2$ | V |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | $\mathrm{V}_{\text {EE }}+2.5$ |  | $V_{\text {CC }}-2.5$ |  |
|  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{EE}}+3$ |  | $V_{\text {CC }}-3.1$ |  |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | $\mathrm{V}_{\text {EE }}+3.75$ |  | $V_{\text {CC }}-3.75$ |  |

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 5 \mathrm{~V}$ (continued)

$\left(\mathrm{V}_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{E E}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{I N}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Range | Vout | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | $\mathrm{V}_{\mathrm{EE}}+1$ | VCC- 1.2 | V |
|  |  |  |  | $\mathrm{V}_{\mathrm{EE}}+2.5$ | VCC-2.5 |  |
| Input Bias Current | IB |  |  | 4 | 11 | $\mu \mathrm{A}$ |
| Input Resistance | RIN_ | $\left(\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}\right)<\mathrm{V}_{\text {IN_ }}<\left(\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}\right)$ |  | 10 |  | $\mathrm{M} \Omega$ |
| Output Offset Voltage | Voffset | $A V=+1 \mathrm{~V} / \mathrm{V}$ |  | $\pm 5$ | $\pm 20$ | mV |
|  |  | $A V=+2 \mathrm{~V} / \mathrm{V}$ |  | $\pm 10$ | $\pm 40$ |  |
| Output Short-Circuit Current | Isc | Sinking or sourcing, $\mathrm{RL}=1 \Omega$ |  | $\pm 40$ |  | mA |
| Enabled Output Impedance | Zout | $\left(\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}\right)<\mathrm{V}_{\text {IN_ }}<\left(\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}\right)$ |  | 0.2 |  | $\Omega$ |
| Output Leakage Current, Disable Mode | IOD | $\left(\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}\right)<\mathrm{V}_{\text {OUT_ }}<\left(\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}\right)$ |  | 0.004 | 1 | $\mu \mathrm{A}$ |
| DC Power-Supply Rejection Ratio | PSRR | $4.5 \mathrm{~V}<\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {EE }}\right)<10.5 \mathrm{~V}$ |  | $60 \quad 70$ |  | dB |
| Quiescent Supply Current | IcC | $R \mathrm{~L}=\infty$ | Outputs enabled, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 100 | 150 | mA |
|  |  |  | Outputs enabled |  | 175 |  |
|  |  |  | Outputs disabled | 55 | 75 |  |
|  | Iee | $R \mathrm{~L}=\infty$ | Outputs enabled, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 95 | 150 |  |
|  |  |  | Outputs enabled | 175 |  |  |
|  |  |  | Outputs disabled | 50 | 75 |  |
|  | IDD |  |  | 4 | 8 |  |

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 3 V$
$\left(\mathrm{V}_{C C}=+3 \mathrm{~V}, \mathrm{~V}_{E E}=-3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 3 V$ (continued)

$\left(\mathrm{V}_{C C}=+3 \mathrm{~V}, \mathrm{~V}_{E E}=-3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Short-Circuit Current | Isc | Sinking or sourcing, $\mathrm{R}_{\mathrm{L}}=1 \Omega$ |  |  | $\pm 40$ |  | mA |
| Enabled Output Impedance | ZOUT | $\left(\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}\right)<\mathrm{V}_{\text {IN }}<\left(\mathrm{V}_{\text {CC }}-1.2 \mathrm{~V}\right)$ |  |  | 0.2 |  | $\Omega$ |
| Output Leakage Current, Disable Mode | IOD | $\left(\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}\right)<\mathrm{VOUT}_{-}<\left(\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}\right)$ |  |  | 0.004 | 1 | $\mu \mathrm{A}$ |
| DC Power-Supply Rejection Ratio | PSRR | $4.5 \mathrm{~V}<\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)<10.5 \mathrm{~V}$ |  | 60 | 75 |  | dB |
| Quiescent Supply Current | Icc | $R \mathrm{~L}=\infty$ | Outputs enabled |  | 90 |  | mA |
|  |  |  | Outputs disabled |  | 45 |  |  |
|  | IEE | $\mathrm{RL}=\infty$ | Outputs enabled |  | 85 |  |  |
|  |  |  | Outputs disabled |  | 40 |  |  |
|  | IDD |  |  |  | 3 |  |  |

## DC ELECTRICAL CHARACTERISTICS—SINGLE SUPPLY +5V

$\left(\mathrm{VCC}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0, \mathrm{~V} D=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=+1.75 \mathrm{~V}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{RL}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Voltage Range | VCC | Guaranteed by PSRR test |  | 4.5 |  | 5.5 | V |
| Logic-Supply Voltage Range | VDD to DGND |  |  | 2.7 |  | 5.5 | V |
| Gain (Note 1) | Av | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}\right)<\mathrm{V}_{\mathrm{IN}}<\left(\mathrm{V}_{\mathrm{CC}}-2.5 \mathrm{~V}\right), \\ & \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | 0.94 | 0.995 | 1 | V |
|  |  | $\begin{aligned} & \left(V_{E E}+1 \mathrm{~V}\right)<\mathrm{V}_{\mathrm{IN}}<\left(\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}\right), \\ & \mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ |  | 0.94 | 0.995 | 1 |  |
| Gain Matching (Channel to Channel) |  | $\mathrm{RL}=10 \mathrm{k} \Omega$ |  |  | 0.5 | 3 | \% |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.5 |  | 3 |  |
| Temperature Coefficient of Gain | TCAV |  |  |  | 10 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | VIN | $A \mathrm{~V}=+1 \mathrm{~V} / \mathrm{V}$ | $\mathrm{RL}=10 \mathrm{k} \Omega$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{EE}}+ \\ 1 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}- \\ 1.2 \\ \hline \end{gathered}$ | V |
|  |  |  | $R \mathrm{~L}=150 \Omega$ | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 1 \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}- \\ 2.5 \end{gathered}$ |  |
| Output Voltage Range | Vout | $\begin{aligned} & \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}, \\ & \mathrm{RL}=10 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 1 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 1.2 \end{gathered}$ | V |
|  |  | $\begin{aligned} & \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}, \\ & \mathrm{RL}=150 \Omega \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}+ \\ 1 \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}- \\ 2.5 \end{gathered}$ |  |

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

DC ELECTRICAL CHARACTERISTICS—SINGLE SUPPLY +5V (continued)
$\left(\mathrm{V}_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{E E}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=+1.75 \mathrm{~V}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}, \mathrm{RL}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Bias Current | IB |  |  |  |  | 4 | 11 | $\mu \mathrm{A}$ |
| Input Resistance | RIN | $\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {CC }}-1.2 \mathrm{~V}$ |  |  |  | 10 |  | $\mathrm{M} \Omega$ |
| Output Offset Voltage | VofFSET | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ |  |  |  | $\pm 10$ | $\pm 40$ | mV |
| Output Short-Circuit Current | Isc | Sinking or sourcing, $\mathrm{R}_{\mathrm{L}}=1 \Omega$ |  |  |  | $\pm 35$ |  | mA |
| Enabled Output Impedance | Zout | $\left(\mathrm{V}_{\mathrm{EE}}+1 \mathrm{~V}\right)<\mathrm{V}_{\text {IN_ }}<\left(\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}\right)$ |  |  |  | 0.2 |  | $\Omega$ |
| Output Leakage Current, Disable Mode | IOD | $\left(\mathrm{V}_{\text {EE }}+1 \mathrm{~V}\right)<\mathrm{VOUT}_{-}<\left(\mathrm{V}_{\text {CC }}-1.2 \mathrm{~V}\right)$ |  |  |  | 0.004 | 1 | $\mu \mathrm{A}$ |
| DC Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}- \\ & \mathrm{V}_{\mathrm{EE}}<5.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 50 | 65 |  | dB |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 35 |  |  |  |
| Quiescent Supply Current | Icc | $R \mathrm{~L}=\infty$ | Outputs enabled, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 90 |  | mA |
|  |  |  |  | disabled |  | 40 |  |  |
|  | Iee | $\mathrm{RL}=\infty$ | Outputs enabled, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 85 |  |  |
|  |  |  | Outputs disabled |  |  | 35 |  |  |
|  | IDD |  |  |  | 4 |  |  |  |

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## LOGIC-LEVEL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)=+4.5 \mathrm{~V}$ to $+10.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to AGND , and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage High Level | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}$ |  | 3 |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$ |  | 2 |  |  |  |
| Input Voltage Low Level | VIL | $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}$ |  |  |  | 0.8 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$ |  |  |  | 0.6 |  |
| Input Current High Level | IIH | V I $>2 \mathrm{~V}$ | Excluding $\overline{\text { RESET }}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\overline{\text { RESET }}$ | -30 | -20 |  |  |
| Input Current Low Level | IIL | $\mathrm{V}_{1}<1 \mathrm{~V}$ | Excluding RESET | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  |  | RESET | -300 | -235 |  |  |
| Output Voltage High Level | VOH | ISOURCE $=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}$ |  | 4.7 | 4.9 |  | V |
|  |  | ISOURCE $=1 \mathrm{~mA}, \mathrm{~V} \mathrm{DD}=+3 \mathrm{~V}$ |  | 2.7 | 2.9 |  |  |
| Output Voltage Low Level | VOL | I SINK $=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}$ |  |  | 0.1 | 0.3 | V |
|  |  | I SINK $=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=+3 \mathrm{~V}$ |  |  | 0.1 | 0.3 |  |
| Output Current High Level | IOH | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=+4.9 \mathrm{~V}$ |  | 1 | 4 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=+2.7 \mathrm{~V}$ |  | 1 | 8 |  |  |
| Output Current Low Level | IOL | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=+0.1 \mathrm{~V}$ |  | 1 | 4 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=+0.3 \mathrm{~V}$ |  | 1 | 8 |  |  |

## AC ELECTRICAL CHARACTERISTICS-DUAL SUPPLIES $\pm 5 \mathrm{~V}$

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Small-Signal -3dB Bandwidth | BWSS | Vout_ $=20 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ | 95 |  | MHz |
|  |  |  | $\mathrm{A}^{2}=+2 \mathrm{~V} / \mathrm{V}$ | 70 |  |  |
| Medium-Signal -3dB Bandwidth | BWMS | $\begin{aligned} & \text { Vout_- }_{=} \\ & 200 \mathrm{mVp} \text {-p } \end{aligned}$ | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ | 90 |  | MHz |
|  |  |  | $\mathrm{A}^{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}$ | 70 |  |  |
| Large-Signal -3dB Bandwidth | BWLS | VOUT_ $=2 \mathrm{Vp}-\mathrm{p}$ | AV $=+1 \mathrm{~V} / \mathrm{V}$ | 40 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 50 |  |  |
| Small-Signal 0.1dB Bandwidth | BW0.1dB-SS | Vout_ $=20 \mathrm{mVp}-\mathrm{p}$ | AV $=+1 \mathrm{~V} / \mathrm{V}$ | 15 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 15 |  |  |
| Medium-Signal 0.1 dB Bandwidth | BW ${ }_{0.1 \mathrm{~dB} \text {-MS }}$ | $\begin{aligned} & \text { Vout__ }_{=} \\ & 200 \mathrm{mVp}-\mathrm{p} \end{aligned}$ | AV $=+1 \mathrm{~V} / \mathrm{V}$ | 15 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 15 |  |  |
| Large-Signal 0.1dB Bandwidth | BW0.1dB-LS | VOUT_ $=2 \mathrm{Vp}-\mathrm{p}$ | AV $=+1 \mathrm{~V} / \mathrm{V}$ | 12 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 12 |  |  |
| Slew Rate | SR | $\mathrm{V}_{\text {OUT_ }}=2 \mathrm{~V}$ step, $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ |  | 150 |  | V $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ step, $\mathrm{A}_{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}$ |  | 160 |  |  |

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 5 \mathrm{~V}$ (continued)
$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to AGND , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


## AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 3 V$

$\left(V_{C C}=+3 V, V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega\right.$ to $A G N D, A V=+1 V / V$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Small-Signal -3dB Bandwidth | BWSS | Vout_ $=20 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ |  | 90 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ |  | 65 |  |  |
| Medium-Signal -3dB Bandwidth | BWMS | VOUT_ $=200 \mathrm{mVp}-\mathrm{p}$ | AV $=+1 \mathrm{~V} / \mathrm{V}$ |  | 90 |  | MHz |
|  |  |  | $\mathrm{A}^{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}$ |  | 65 |  |  |
| Large-Signal -3dB Bandwidth | BWLS | VOUT_ $=2 \mathrm{Vp}-\mathrm{p}$ | $\mathrm{A}^{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ |  | 30 |  | MHz |
|  |  |  | $\mathrm{A}^{2}=+2 \mathrm{~V} / \mathrm{V}$ |  | 35 |  |  |
| Small-Signal 0.1dB Bandwidth | BW0.1dB-SS | VOUT ${ }_{-}=20 \mathrm{mVp}-\mathrm{p}$ | $\mathrm{A}^{2}=+1 \mathrm{~V} / \mathrm{V}$ |  | 15 |  | MHz |
|  |  |  | AV $=+2 \mathrm{~V} / \mathrm{V}$ |  | 15 |  |  |
| Medium-Signal 0.1 dB Bandwidth | BW0.1dB-MS | VOUT_ $=200 \mathrm{mVp}-\mathrm{p}$ | AV $=+1 \mathrm{~V} / \mathrm{V}$ |  | 15 |  | MHz |
|  |  |  | $\mathrm{A}^{2}=+2 \mathrm{~V} / \mathrm{V}$ |  | 15 |  |  |
| Large-Signal 0.1 dB Bandwidth | BW ${ }_{0.18 \mathrm{~dB} \text {-LS }}$ | VOUT_ $=2 \mathrm{Vp}-\mathrm{p}$ | $A V=+1 \mathrm{~V} / \mathrm{V}$ |  | 12 |  | MHz |
|  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ |  | 12 |  |  |

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES $\pm 3 \mathrm{~V}$ (continued)

$\left(V_{C C}=+3 V, V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega\right.$ to $A G N D, A V=+1 V / V$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate | SR | $\mathrm{V}_{\text {OUT_- }}=2 \mathrm{~V}$ step $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ |  |  | 120 |  | V $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ step $\mathrm{AV}=+2 \mathrm{~V} / \mathrm{V}$ |  |  | 120 |  |  |
| Settling Time | ts 0.1\% | $\mathrm{V}_{\mathrm{O}}=0$ to 2 V step |  | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ | 60 |  | ns |
|  |  |  |  | $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ | 60 |  |  |
| Switching Transient (Glitch) (Note 3) |  | $\mathrm{A} V=+1 \mathrm{~V} / \mathrm{V}$ |  |  | 15 |  | mV |
|  |  | $\mathrm{A}_{\mathrm{V}} \mathrm{l}=+2 \mathrm{~V} / \mathrm{V}$ |  |  | 20 |  |  |
| AC Power-Supply Rejection Ratio |  | $\mathrm{f}=100 \mathrm{kHz}$ |  |  | 60 |  | dB |
|  |  | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 40 |  |  |
| Differential Gain Error <br> (Note 4) |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 0.03 |  | \% |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 0.2 |  |  |
| Differential Phase Error <br> (Note 4) |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 0.08 |  | Degrees |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 0.2 |  |  |
| Crosstalk, All Hostile |  | $\mathrm{f}=6 \mathrm{MHz}$ |  |  | -63 |  | dB |
| Off-Isolation, Input to Output |  | $\mathrm{f}=6 \mathrm{MHz}$ |  |  | -112 |  | dB |
| Input Noise Voltage Density | $e_{n}$ | $\mathrm{BW}=6 \mathrm{MHz}$ |  |  | 73 |  | $\mu \mathrm{V}$ RMS |
| Input Capacitance | $\mathrm{ClN}_{\text {- }}$ | Amplifier in disable mode |  |  | 5 |  | pF |
| Disabled Output Capacitance |  |  |  |  | 3 |  | pF |
| Capacitive Load at 3dB Output Peaking |  |  |  |  | 30 |  | pF |
| Output Impedance | ZOUT | $\mathrm{f}=6 \mathrm{MHz}$ | Output enabled |  | 3 |  | $\Omega$ |
|  |  |  | Output disabled |  | 4k |  |  |

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## AC ELECTRICAL CHARACTERISTICS—SINGLE SUPPLY +5V

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{E E}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=1.75 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega\right.$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Small-Signal -3dB Bandwidth | BWSS | Vout_ $=20 \mathrm{mVp}-\mathrm{p}$ |  | 90 |  | MHz |
| Medium-Signal -3dB Bandwidth | BWMS | VOUT_ $=200 \mathrm{mVp}-\mathrm{p}$ |  | 90 |  | MHz |
| Large-Signal -3dB Bandwidth | BWLS | VOUT_= $1.5 \mathrm{Vp}-\mathrm{p}$ |  | 38 |  | MHz |
| Small-Signal 0.1dB Bandwidth | BW0.1dB-SS | VOUT_ $=20 \mathrm{mVp}-\mathrm{p}$ |  | 12 |  | MHz |
| Medium-Signal 0.1 dB Bandwidth | BW0.1dB-MS | VOUT_= $200 \mathrm{mVp}-\mathrm{p}$ |  | 12 |  | MHz |
| Large-Signal <br> 0.1 dB Bandwidth | BW0.1dB-LS | VOUT_= $1.5 \mathrm{Vp}-\mathrm{p}$ |  | 12 |  | MHz |
| Slew Rate | SR | Vout_ = 2V step, $\mathrm{AV}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ |  | 100 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| Settling Time | ts 0.1\% | Vout_ = 0 to 2V step |  | 60 |  | ns |
| Switching Transient (Glitch) |  |  |  | 25 |  | mV |
| AC Power-Supply Rejection Ratio |  | $\mathrm{f}=100 \mathrm{kHz}$ |  | 70 |  | dB |
|  |  | $\mathrm{f}=1 \mathrm{MHz}$ |  | 69 |  |  |
| Differential Gain Error (Note 4) |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 0.03 |  | \% |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.15 |  |  |
| Differential Phase Error (Note 4) |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 0.06 |  | Degrees |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.2 |  |  |
| Crosstalk, All Hostile |  | $\mathrm{f}=6 \mathrm{MHz}$ |  | -63 |  | dB |
| Off-Isolation, Input-toOutput |  | $\mathrm{f}=6 \mathrm{MHz}$ |  | -110 |  | dB |
| Input Noise Voltage | $e_{n}$ | $\mathrm{BW}=6 \mathrm{MHz}$ |  | 73 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Input Capacitance | $\mathrm{CIN}_{1}$ |  |  | 5 |  | pF |
| Disabled Output Capacitance |  | Amplifier in | able mode | 3 |  | pF |
| Capacitive Load at 3dB Output Peaking |  |  |  | 30 |  | pF |
| Output Impedance | Zout | $\mathrm{f}=6 \mathrm{MHz}$ | Output enabled | 3 |  | $\Omega$ |
|  |  |  | Output disabled | 4k |  |  |

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## SWITCHING CHARACTERISTICS

$\left(\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)=+4.5 \mathrm{~V}\right.$ to $+10.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{DGND}=\mathrm{AGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0$ for dual supplies, $\mathrm{V}_{\mathrm{IN}}=+1.75 \mathrm{~V}$ for single supply, $R_{L}=150 \Omega$ to $A G N D, C L=100 \mathrm{pF}, A_{V}=+1 \mathrm{~V} / \mathrm{V}$, and $T_{A}=T_{M I N}-T_{M A X}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$. )

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Delay: UPDATE to Video Out | tPdUdVo | $\mathrm{V} \mathrm{IN}=0.5 \mathrm{~V}$ step |  | 200 | 450 | ns |
| Delay: UPDATE to AOUT | tPdUdAo | $\mathrm{MODE}=0, \text { time to } \overline{\mathrm{AOUT}}=\text { low after }$ UPDATE = low |  | 30 | 200 | ns |
| Delay: SCLK to DOUT Valid | tPdDo | Logic state change in DOUT on active SCLK edge |  | 30 | 200 | ns |
| Delay: Output Disable | tPdHOeVo | VOUT $=0.5 \mathrm{~V}, 1 \mathrm{k} \Omega$ pulldown to AGND |  | 300 | 800 | ns |
| Delay: Output Enable | tPdLOeVo | Output disabled, $1 \mathrm{k} \Omega$ pulldown to AGND, $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ |  | 200 | 800 | ns |
| Setup: $\overline{\mathrm{CE}}$ to SCLK | tsuce |  |  |  | 100 | ns |
| Setup: DIN to SCLK | tsuDi |  | 100 |  |  | ns |
| Hold Time: SCLK to DIN | thdDi |  | 100 |  |  | ns |
| Minimum High Time: SCLK | ${ }_{\text {tMnHCk }}$ |  | 100 |  |  | ns |
| Minimum Low Time: SCLK | tMnLCk |  | 100 |  |  | ns |
| Minimum Low Time: $\overline{\text { UPDATE }}$ | $\mathrm{t}_{\text {MnLUd }}$ |  | 100 |  |  | ns |
| Setup Time: UPDATE to SCLK | tSuHUd | Rising edge of UPDATE to falling edge of SCLK | 100 |  |  | ns |
| Hold Time: SCLK to UPDATE | tHdHUd | Falling edge of SCLK to falling edge of UPDATE | 100 |  |  | ns |
| Setup Time: MODE to SCLK | tSuMd | Minimum time from clock edge to MODE with valid data clocking | 100 |  |  | ns |
| Hold Time: MODE to SCLK | tHdMd | Minimum time from clock edge to MODE with valid data clocking | 100 |  |  | ns |
| Minimum Low Time: $\overline{\mathrm{RESET}}$ | tMnLRst |  |  |  | 300 | ns |
| Delay: $\overline{\text { RESET }}$ | tPdRst | 10k $\Omega$ pulldown to AGND |  |  | 600 | ns |

Note 1: Associated output voltage may be determined by multiplying the input voltage by the specified gain ( $\mathrm{A} v$ ) and adding output offset voltage.
Note 2: Logic-level characteristics apply to the following pins: DIN, DOUT, SCLK, $\overline{\mathrm{CE}}, \overline{\mathrm{UPDATE}}, \overline{\mathrm{RESET}}, \mathrm{A} 3-\mathrm{A0}, \mathrm{MODE}$, and $\overline{\mathrm{AOUT}}$.
Note 3: Switching transient settling time is guaranteed by the settling time (ts) specification. Switching transient is a result of updating the switch matrix.
Note 4: Input test signal: 3.58 MHz sine wave of amplitude 40IRE superimposed on a linear ramp ( 0 to 100 IRE). IRE is a unit of video-signal amplitude developed by the International Radio Engineers: $140 \mathrm{IRE}=1.0 \mathrm{~V}$.
Note 5: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature limits are guaranteed by design.

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## Symbol Definitions

| SYMBOL | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| Ao | Signal | Address Valid Flag (AOUT) |
| Ce | Signal | Clock Enable ( $\overline{\mathrm{CE}}$ ) |
| Ck | Signal | Clock (SCLK) |
| Di | Signal | Serial Data In (DIN) |
| Do | Signal | Serial Data Output (DOUT) |
| Md | Signal | MODE |
| Oe | Signal | Output Enable |
| Rst | Signal | Reset Input ( $\overline{\mathrm{RESET}})$ |
| Ud | Signal | UPDATE |
| Vo | Signal | Video Out (OUT) |
| H | Property | High or Low-to-High Transition |
| Hd | Property | Hold |
| L | Property | Low or High-to-Low <br> Transition |
| Mn | Property | Minimum |
| Mx | Property | Maximum |
| Pd | Property | Propagation delay |
| Su | Property | Setup |
| Tr | Property | Transition |
| W | Property | Width |

## Naming Conventions

- All parameters with time units are given a "t" designation, with appropriate subscript modifiers.
- Propagation delays for clocked signals are from the active edge of clock.
- Propagation delay for level-sensitive signals is from input to output at $50 \%$ point of a transition.
- Setup and Hold times are measured from 50\% point of signal transition to $50 \%$ point of clocking signal transition.
- Setup time refers to any signal that must be stable before active clock edge, even if the signal is not latched or clocked itself.
- Hold time refers to any signal that must be stable during and after active clock edge, even if the signal is not latched or clocked.
- Propagation delays to unobservable internal signals are modified to set up and hold designations applied to observable I/O signals.


## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Timing Diagram


Figure 1. Timing Diagram

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## MAX4357

Typical Operating Characteristics—Dual Supplies $\pm 5 \mathrm{~V}$
$\left(V_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



LARGE-SIGNAL GAIN FLATNESS
vs. FREQUENCY




LARGE-SIGNAL GAIN FLATNESS
vs. FREQUENCY


SM ALL-SIGNAL FREQUENCY RESPONSE


SM ALL-SIGNAL FREQUENCY RESPONSE


LARGE-SIGNAL FREQUENCY RESPONSE
$\left(A_{V}=+1 \mathrm{~V} / \mathrm{V}\right)$


## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics—Dual Supplies $\pm 5 \mathrm{~V}$ (continued)
$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics—Dual Supplies $\pm 5 \mathrm{~V}$ (continued)
$\left(\mathrm{V}_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)










## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics-Dual Supplies $\pm 5$ V (continued)
$\left(V_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{V}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



20ns/div
DIFFERENTIAL GAIN AND PHASE vs. DC VOLTAGE (RL=150 ${ }^{\text {) }}$



LARGE-SIGNAL PULSE RESPONSE WITH CAPACITIVE LOAD ( $C_{L}=30 \mathrm{pF}, A v=+2 \mathrm{~V} / \mathrm{V}$ )



20ns/div
DIFFERENTIAL GAIN AND PHASE vs. DC VOLTAGE ( $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ )



MEDIUM-SIGNAL PULSE RESPONSE WITH CAPACITIVE LOAD ( $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{Av}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ )



LARGE-SIGNAL PULSE RESPONSE WITH CAPACITIVE LOAD ( $C_{L}=30 \mathrm{pF}, A v=+1 \mathrm{~V} / \mathrm{V}$ )


MEDIUM-SIGNAL PULSE RESPONSE WITH CAPACITIVE LOAD ( $C_{L}=30 \mathrm{pF}, \mathrm{A}_{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}$ )


## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics—Dual Supplies $\pm 5 V$ (continued)
$\left(V_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)




## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

## Typical Operating Characteristics—Dual Supplies $\pm 3$ V

$\left(V_{C C}=+3 V\right.$ and $V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega$ to $A G N D, A V=+1 V / V$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)










## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics—Dual Supplies $\pm 3 V$ (continued)
$\left(\mathrm{V}_{C C}=+3 \mathrm{~V}\right.$ and $\mathrm{V}_{E E}=-3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to AGND , $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics—Dual Supplies $\pm 3 V$ (continued)
$\left(V_{C C}=+3 V\right.$ and $V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega$ to $A G N D, A V=+1 V / V$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


LARGE-SIGNAL PULSE RESPONSE


20ns/div

MEDIUM-SIGNAL PULSE RESPONSE
( $\mathrm{A} V=+2 \mathrm{~V} / \mathrm{V}$ )


20ns/div


LARGE-SIGNAL PULSE RESPONSE


20ns/div


20ns/div


MEDIUM-SIGNAL PULSE RESPONSE


20ns/div


## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics—Dual Supplies $\pm 3 V$ (continued)
$\left(V_{C C}=+3 V\right.$ and $V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega$ to $A G N D, A V=+1 V / V$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



DIFFERENTIAL GAIN AND PHASE
( $R_{L}=1 k \Omega$ )


OUTPUT
1V/div


20ns/div


20ns/div



LARGE-SIGNAL PULSE RESPONSE WITH CAPACITIVE LOAD
$\left(C_{L}=30 \mathrm{pF}, \mathrm{A}_{V}=+1 \mathrm{~V} / \mathrm{V}\right)$

20ns/div
MEDIUM-SIGNAL PULSE RESPONSE WITH CAPACITIVE LOAD


## 32 x 16 Nonblocking Video Crosspoint Switch <br> with I/O Buffers

Typical Operating Characteristics—Dual Supplies $\pm 3 V$ (continued) $\left(V_{C C}=+3 V\right.$ and $V_{E E}=-3 V, V_{D D}=+3 V, A G N D=D G N D=0, V_{I N}=0, R_{L}=150 \Omega$ to $A G N D, A V=+1 V / V$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics-Single Supply +5V
$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)







LARGE-SIGNAL GAIN FLATNESS




## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics—Single Supply +5V (continued)
$\left(V_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{E E}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics-Single Supply +5V (continued) $\left(\mathrm{V}_{C C}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{E E}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)





$\begin{array}{lllllllll}10 & 20 & 30 & 40 & 50 & 60 & 70 & 80 & 90\end{array} 100$

 DIFFERENTIAL GAIN AND PHASE
( $R_{L}=1 \mathrm{k} \Omega$ )


$\begin{array}{lllllllll}10 & 20 & 30 & 40 & 50 & 60 & 70 & 80 & 90 \\ & & & 100 \\ & & & & & & & & \end{array}$

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Typical Operating Characteristics-Single Supply +5V (continued)
$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}\right.$ and $\mathrm{V}_{\mathrm{EE}}=0, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{I}} \mathrm{N}_{-}=0, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to $\mathrm{AGND}, \mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


20ns/div

GAIN vs. TEMPERATURE


$\overline{\text { RESET DELAY }}$
vs. $\overline{R E S E T}$ CAPACITANCE


## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| $\begin{gathered} 1,69,73,77,81,85,89,93 \\ 97 \end{gathered}$ | $V_{\text {EE }}$ | Negative Analog Supply. Bypass each pin with a $0.1 \mu \mathrm{~F}$ capacitor to AGND. Connect a single $10 \mu \mathrm{~F}$ capacitor from one $\mathrm{V}_{\mathrm{EE}}$ pin to AGND. |
| 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 65, $66,100,102,103,104,106$, 108, 110, 112, 114, 116, 118, 120, 122, 124, 126, 128 | AGND | Analog Ground |
| $3,5,7,9,11,13,15,17,19$, <br> $21,23,25,27,29,31,33$, <br> $37,39,41,43,105,107$, <br> $109,111,113,115,117$, <br> $119,121,123,125,127$, | INO-IN31 | Buffered Analog Inputs |
| $\begin{gathered} 35,67,71,75,79,83,87 \\ 91,95,99 \end{gathered}$ | VCC | Positive Analog Supply. Bypass each pin with a $0.1 \mu \mathrm{~F}$ capacitor to AGND. Connect a single $10 \mu \mathrm{~F}$ capacitor from one $\mathrm{V}_{\mathrm{Cc}}$ pin to AGND. |
| 45 | DGND | Digital Ground |
| 46 | $\overline{\text { AOUT }}$ | Address Recognition Output. $\overline{\text { AOUT }}$ drives low after successful chip address recognition. |
| 47-50 | A3-A0 | Address Programming Inputs. Connect to DGND or VDD to select the address for Individual Output Address Mode (Table 3). |
| 51 | DOUT | Serial Data Output. In Complete Matrix Mode, data is clocked through the 112-bit Matrix Control Shift register. In Individual Output Address Mode, data at DIN passes directly to DOUT. |
| 52 | SCLK | Serial Clock Input |
| 53 | $\overline{\mathrm{CE}}$ | Clock Enable Input. Drive low to enable the serial data interface. |
| 54 | MODE | Serial Interface Mode Select Input. Drive high for Complete Matrix Mode (Mode 1), or drive low for Individual Output Address Mode (Mode 0). |
| 55 | $\overline{\text { RESET }}$ | Asynchronous Reset Input/Output. Drive $\overline{\text { RESET }}$ low to initiate hardware reset. All matrix settings are set to power-up defaults and all analog outputs are disabled. Additional power-on reset delay may be set by connecting a small capacitor from $\overline{R E S E T}$ to DGND. |
| 56 | UPDATE | Update Input. Drive UPDATE low to transfer data from mode registers to the matrix switch. |
| 57 | DIN | Serial Data Input. Data is clocked in on the falling edge of SCLK. |
| 58-63, 101 | N.C. | No Connection. Not internally connected. Connect to AGND. |
| 64 | VDD | Digital Logic Supply. Bypass VDD with a $0.1 \mu \mathrm{~F}$ capacitor DGND. |
| $\begin{gathered} 68,70,72,74,76,78,80 \\ 82,84,86,88,90,92,94, \\ 96,98 \end{gathered}$ | OUT0-OUT15 | Buffered Analog Outputs. Gain is individually programmable for $A_{V}=+1 \mathrm{~V} / \mathrm{V}$ or $\mathrm{A}_{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}$ through the serial interface. Outputs may be individually disabled (high impedance). On power-up, or assertion of $\overline{\text { RESET, all outputs are disabled. }}$ |

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers



## Detailed Description

The MAX4357 is a highly integrated $32 \times 16$ nonblocking video crosspoint switch matrix. All inputs and outputs are buffered, with all outputs able to drive standard $75 \Omega$ reverse-terminated video loads.
A three-wire interface programs the switch matrix and initializes with a single update signal. The unique serial interface operates in one of two modes, Complete Matrix Mode (Mode 1) or Individual Output Address Mode (Mode 0).
The signal path of the MAX4357 is from the buffered inputs (INO-IN31), through the switching matrix, buffered by the output amplifiers, and presented at the outputs (OUT0-OUT15) (Functional Diagram). The other functional blocks are the serial interface and control logic. Each of the functional blocks is described in detail in the sections following.

## Analog Outputs

The MAX4357 outputs are high-speed amplifiers capable of driving $150 \Omega$ ( $75 \Omega$ back-terminated) loads. The gain, $\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ or $+2 \mathrm{~V} / \mathrm{V}$, is selectable through programming bit 5 of the serial control word. Amplifier compensation is automatically optimized to maximize the bandwidth for each gain selection. Each output can be individually enabled and disabled through bit 6 of the serial control word. When disabled, the output is high impedance presenting typically $4 \mathrm{k} \Omega$ load, and 3 pF output capacitance, allowing multiple outputs to be connected together for building large arrays. On power-up (or asynchronous RESET), all outputs are initialized in the disabled state to avoid output conflicts in large array configurations. The programming and operation of the MAX4357 is output referred. Outputs are configured individually to connect to any one of the 32 analog inputs, programmed to the desired gain ( $\mathrm{A}_{v}=$ $+1 \mathrm{~V} / \mathrm{V}$ or $+2 \mathrm{~V} / \mathrm{V}$ ), and enabled or disabled in a highimpedance state.

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Table 1. Operation Truth Table

| $\overline{\text { CE }}$ | $\overline{\text { UPDATE }}$ | SCLK | DIN | DOUT | MODE | $\overline{\text { AOUT }}$ | $\overline{\text { RESET }}$ | OPERATION/COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | X | X | X | X | X | X | 1 | No change in logic. |
| 0 | 1 | $\downarrow$ | $\mathrm{D}_{\mathrm{i}}$ | $\mathrm{D}_{\mathrm{i}-112}$ | 1 | 1 | 1 | Data at DIN is clocked on negative edge of <br> SCLK into 112-bit Complete Matrix Mode <br> register. DOUT supplies original data in <br> 112 SCLK pulses later. |
| 0 | 0 | X | X | X | 1 | 1 | 1 | Data in serial 112-bit Complete Matrix <br> Mode register is transferred into parallel <br> latches, which control the switching matrix. |
| 0 | 1 | $\downarrow$ | $\mathrm{D}_{\mathrm{i}}$ | $\mathrm{D}_{\mathrm{i}}$ | 0 | 1 | 1 | Data at DIN is routed to Individual Output <br> Address Mode shift register. DIN is also <br> connected directly to DOUT so that all <br> devices on the serial bus may be |
| addressed in parallel. |  |  |  |  |  |  |  |  |

Note: $X=$ Don't care

## Analog Inputs

 The MAX4357 offers 32 analog input channels. Each input is buffered before the crosspoint matrix switch, allowing one input to cross-connect up to 16 outputs. The input buffers are voltage-feedback amplifiers with high-input impedance and low-input bias current. This allows the use of very simple input clamp circuits.
## Switch Matrix

The MAX4357 has 512 individual T-switches making a $32 \times 16$ switch matrix. The switching matrix is $100 \%$ nonblocking, which means that any input may be routed to any output. The switch matrix programming is output-referred. Each output may be connected to any one of the 32 analog inputs. Any one input can be routed to all 16 outputs with no signal degradation.

## Digital Interface

 The digital interface consists of the following pins: DIN, DOUT, SCLK, $\overline{A O U T}$, UPDATE, $\overline{C E}$, A3-A0, MODE, and RESET. DIN is the serial-data input; DOUT is the serialdata output.SCLK is the serial-data clock that clocks data into the data input registers (Figure 3). Data at DIN is loaded in at each falling edge of SCLK. DOUT is the data shifted out of the 112-bit Complete Matrix Mode register (Mode = 1). DIN passes directly to DOUT when in Individual Output Address Mode ( $\mathrm{Mode}=0$ ).
The falling edge of UPDATE latches the data and programs the matrix. When using Individual Output Address Mode, the address recognition output AOUT drives low when control-word bits D14 to D11 match the address programming inputs (A3-A0) and UPDATE is low (Table 1). Table 1 is the operation truth table.

## Programming the Matrix

The MAX4357 offers two programming modes: Individual Output Address Mode and Complete Matrix Mode. These two distinct programming modes are selected by toggling a single MODE pin high or low. Both modes operate with the same physical board layout. This flexibility allows initial programming of the IC by daisy-chaining and sending one long data word

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers



Figure 2. Serial Interface Block Diagram
while still being able to immediately address and update individual outputs in the matrix.

Individual Output Address Mode (MODE = 0) Drive MODE to logic low to select Mode 0. Individual outputs are programmed through the serial interface with a single 16-bit control word. The control word consists of a don't care MSB, the chip address bits, output address bits, an output enable/disable bit, an output gain-set bit, and input address bits (Table 2 through Table 6, and Figure 2).
In Mode 0, data at DIN passes directly to DOUT through the data routing gate (Figure 3). In this configuration, the 16-bit control word is simultaneously sent to all chips in an array of up to 16 addresses.

Complete Matrix Mode (MODE = 1) Drive MODE to logic high to select Mode 1. A single 112-bit control word, consisting of sixteen 7-bit control words, programs all outputs. The 112-bit control word's
first 7-bit control word (MSBs) programs output 15, and the last 7-bit control word (LSBs) programs output 0
(Table 7 and Figures 4 and 5). Data clocked into the 112-bit Complete Matrix Mode register is latched on the falling edge of UPDATE, and the outputs are immediately updated.

Initialization String Complete Matrix Mode (Mode =1) is convenient for programming the matrix at power-up. In a large matrix consisting of many MAX4357s, all the devices can be programmed by sending a single bit stream equal to $n$ $x 112$ bits where $n$ is the number of MAX4357 devices on the bus. The first 112-bit data word programs the last MAX4357 in line (see Matrix Programming section).

RESET
The MAX4357 features an asynchronous bidirectional RESET with an internal $20 \mathrm{k} \Omega$ pullup resistor to $\mathrm{V}_{\mathrm{DD}}$. When RESET is pulled low either by internal circuitry, or

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

# Table 2. 16-Bit Serial Control Word Bit Assignments (Mode 0: Individual Output Address Mode) 

| BIT | NAME |  |
| :---: | :---: | :--- |
| $15(\mathrm{MSB})$ | X | Don't care |
| 14 | IC Address A3 | MSB of selected chip address |
| 13 | IC Address A2 | MSB of selected chip address |
| 12 | IC Address A1 | MSB of selected chip address |
| 11 | IC Address A0 | LSB of selected chip address |
| 10 | Output Address B3 | MSB of output buffer address |
| 9 | Output Address B2 | MSB of output buffer address |
| 8 | Output Address B1 | MSB of output buffer address |
| 7 | Output Address B0 | LSB of output buffer address |
| 6 | Output Enable | Enable bit for output, 0 = disable, $1=$ enable |
| 5 | Gain Set | Gain select for output buffer, 0 $=$ gain of $+1 \mathrm{~V} / \mathrm{V}, 1=$ gain of $+2 \mathrm{~V} / \mathrm{V}$ |
| 4 | Input Address 4 | MSB of input channel select address |
| 3 | Input Address 3 | MSB of input channel select address |
| 2 | Input Address 2 | MSB of input channel select address |
| 1 | Input Address 1 | MSB of input channel select address |
| $0($ LSB $)$ | Input Address 0 | LSB of input channel select address |

driven externally, the analog output buffers are latched into a high-impedance state. After RESET is released, the output buffers remain disabled. The outputs may be enabled by sending a new 112-bit data word or a 16 -bit individual output address word. A reset is initiated from any of three sources. RESET can be driven low by external circuitry to initiate a reset, or RESET can be pulled low by internal circuitry during power-up (poweron reset) or thermal shutdown.
Since driving RESET low only clears the output-bufferenable bit in the matrix control latches, RESET can be used to disable all outputs simultaneously. If no new data has been loaded into the 112-bit Complete Matrix Mode register, a single UPDATE restores the previous matrix control settings.

## Power-On Reset

The power-on reset ensures all output buffers are in a disabled state when power is initially applied. A VDD voltage comparator generates the power-on reset. When the voltage at $\mathrm{V}_{\text {DD }}$ is less than 2.5 V , the power-on reset comparator pulls RESET low through internal circuitry. As the digital-supply voltage ramps up crossing 2.5 V , the MAX4357 holds RESET low for 40ns (typ). Connecting a small capacitor from RESET to DGND extends the power-on reset delay (see the RESET Delay vs. RESET Capacitance graph in the Typical Operating Characteristics).

## Thermal Shutdown

The MAX4357 features thermal shutdown protection with temperature hysteresis. When the die temperature exceeds $+150^{\circ} \mathrm{C}$, the MAX4357 pulls RESET low, disabling the output buffer. When the die cools by $20^{\circ} \mathrm{C}$, the RESET pulldown is deasserted, and output buffers remain disabled until the device is programmed again.

## Applications Information

## Building Large Video-Switching Systems

 The MAX4357 can be easily used to create larger switching matrices. The number of ICs required to implement the matrix is a function of the number of input channels, the number of outputs required, and whether the array needs to be nonblocking or not. The most straightforward technique for implementing nonblocking matrices is to arrange the building blocks in a grid. The inputs connect to each vertical bank of devices in parallel with the other banks. The outputs of each building block in a vertical column connect together in a wired-OR configuration. Figure 6 shows a 128 -input, 32 -output, nonblocking array using eight MAX4357 crosspoint devices.
# 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 



Figure 3. Mode 0, Individual Output Address Mode Timing and Programming Example

The wire-OR connection of the outputs shown in the diagram is possible because the outputs of the IC devices can be placed in a disabled, or high-imped-ance-output state. This disable state of the output buffers is designed for a maximum impedance vs. frequency while maintaining a low output capacitance. These characteristics minimize the adverse loading effects from the disabled outputs. Larger arrays are constructed by extending this connection technique to more devices.

## Driving a Capacitive Load

 Figure 6 shows an implementation requiring many outputs to be wired together. This creates a situation where each output buffer sees not only the normal load impedance, but also the disabled impedance of all the other outputs. This impedance has a resistive and a capacitive component. The resistive components reduce the total effective load for the driving output. Total capacitance is the sum of the capacitance of allthe disabled outputs and is a function of the size of the matrix. Also, as the size of the matrix increases, the length of the PC board traces increases, adding more capacitance. The output buffers have been designed to drive more than 30 pF of capacitance while still maintaining a good AC response. Depending on the size of the array, the capacitance seen by the output can exceed this amount. There are several ways to improve the situation. The first is to use more building-block crosspoint devices to reduce the number of outputs that need to be wired together (Figure 7).
In Figure 7, the additional devices are placed in a second bank to multiplex the signals. This reduces the number of wired-OR connections. Another solution is to put a small resistor in series with the output before the capacitive load to limit excessive ringing and oscillations. Figure 8 shows the Optimal Isolation Resistor vs. Capacitive Load graph. A lowpass filter is created from the series resistor and parasitic capacitance to ground. A single R-C does not affect the performance at video

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

MAX4357


Figure 4. 7-Bit Control Word and Programming Example (Mode 1: Complete Matrix Mode)


Figure 5. Mode 1: Complete Matrix Mode Programming

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Table 3. Chip Address Programming for 16-Bit Control Word (Mode 0: Individual Output Address Mode)

| IC ADDRESS BIT |  |  |  | ADDRESS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A3 (MSB) | A2 | A1 | A0 (LSB) | CHIP ADDRESS (HEX) | CHIP ADDRESS (DECIMAL) |
| 0 | 0 | 0 | 0 | 0 h | 0 |
| 0 | 0 | 0 | 1 | 1 h | 1 |
| 0 | 0 | 1 | 0 | 2 h | 2 |
| 0 | 0 | 1 | 1 | 3 h | 3 |
| 0 | 1 | 0 | 0 | 4 h | 4 |
| 0 | 1 | 0 | 1 | 5 h | 5 |
| 0 | 1 | 1 | 0 | 6 h | 6 |
| 0 | 1 | 1 | 1 | 7 h | 7 |
| 1 | 0 | 0 | 0 | 8 h | 8 |
| 1 | 0 | 0 | 1 | 9 h | 9 |
| 1 | 0 | 1 | 0 | Ah | 10 |
| 1 | 0 | 1 | 1 | Bh | 11 |
| 1 | 1 | 0 | 0 | Ch | 12 |
| 1 | 1 | 0 | 1 | Dh | 13 |
| 1 | 1 | 1 | 0 | Eh | 14 |
| 1 | 1 | 1 | 1 | Fh | 15 |

Table 4. Chip Address A3-A0 Pin Programming

| PIN |  |  |  | ADDRESS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | A0 | CHIP ADDRESS (HEX) | CHIP ADDRESS (DECIMAL) |
| DGND | DGND | DGND | DGND | Oh | 0 |
| DGND | DGND | DGND | VDD | 1h | 1 |
| DGND | DGND | VDD | DGND | 2 h | 2 |
| DGND | DGND | VDD | VDD | 3h | 3 |
| DGND | $V_{\text {DD }}$ | DGND | DGND | 4h | 4 |
| DGND | $V_{D D}$ | DGND | VDD | 5 h | 5 |
| DGND | $V_{D D}$ | $V_{\text {DD }}$ | DGND | 6 h | 6 |
| DGND | VDD | VDD | VDD | 7h | 7 |
| VDD | DGND | DGND | DGND | 8h | 8 |
| VDD | DGND | DGND | VDD | 9h | 9 |
| VDD | DGND | VDD | DGND | Ah | 10 |
| $V_{\text {DD }}$ | DGND | VDD | $V_{D D}$ | Bh | 11 |
| VDD | $V_{\text {DD }}$ | DGND | DGND | Ch | 12 |
| $V_{\text {DD }}$ | VDD | DGND | VDD | Dh | 13 |
| VDD | VDD | VDD | DGND | Eh | 14 |
| VDD | VDD | VDD | VDD | Fh | 15 |

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

Table 5. Output Selection Programming

| OUTPUT ADDRESS BIT |  |  |  | SELECTED OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| B3 (MSB) | B2 | B1 | B0 (LSB) |  |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 1 | 0 | 10 |
| 1 | 0 | 1 | 1 | 11 |
| 1 | 1 | 0 | 0 | 12 |
| 1 | 1 | 0 | 1 | 13 |
| 1 | 1 | 1 | 0 | 14 |
| 1 | 1 | 1 | 1 | 15 |



Figure 6. $128 \times 32$ Nonblocking Matrix Using $32 \times 16$ Crosspoint Devices
frequencies, but in a very large system, there may be many R-Cs cascaded in series. The cumulative effect is a slight rolling off of the high frequencies, causing a "softening" of the picture. There are two solutions to achieve higher performance. One way is to design the PC board traces associated with the outputs such that they exhibit some inductance. By routing the traces in a repeating " S " configuration, the traces that are nearest each other will exhibit a mutual inductance increasing the total inductance. This series inductance causes the amplitude response to increase or peak at higher frequencies, offsetting the rolloff from the parasitic capacitance. Another solution is to add a small-value inductor to the output.

Crosstalk and Board Routing Issues Improper signal routing causes performance problems. The MAX4357 has a typical crosstalk rejection of -62 dB at 6 MHz . A bad PC board layout degrades the crosstalk rejection by 20dB or more. To achieve the best crosstalk performance:

1) Place ground isolation between long critical signal PC board trace runs. These traces act as a shield to potential interfering signals. Crosstalk can be degraded from parallel traces, as well as directly above and below on adjoining PC board layers.

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers



Figure 7. $128 \times 16$ Nonblocking Matrix with Reduced Capacitive Loading


Figure 8. Optimal Isolation Resistor vs. Capacitive Load
2) Maintain controlled-impedance traces. Design as many of the PC board traces as possible to be $75 \Omega$ transmission lines. This lowers the impedance of the traces, reducing a potential source of crosstalk. More power dissipates due to the output buffer driving a lower impedance.
3) Minimize ground current interaction by using a good ground plane strategy.
In addition to crosstalk, another key issue of concern is isolation. Isolation is the rejection of undesirable feedthrough from input to output with the output disabled. The MAX4357 achieves a -110 dB isolation at 6 MHz by selecting the pinout configuration such that the inputs

Table 6. Input Selection Programming

| INPUT ADDRESS BIT |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B4 <br> (MSB) | B3 | B2 | B1 | B0 <br> (LSB) | INPUT |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 1 | 1 | 3 |
| 0 | 0 | 1 | 0 | 0 | 4 |
| 0 | 0 | 1 | 0 | 1 | 5 |
| 0 | 0 | 1 | 1 | 0 | 6 |
| 0 | 0 | 1 | 1 | 1 | 7 |
| 0 | 1 | 0 | 0 | 0 | 8 |
| 0 | 1 | 0 | 0 | 1 | 9 |
| 0 | 1 | 0 | 1 | 0 | 10 |
| 0 | 1 | 0 | 1 | 1 | 11 |
| 0 | 1 | 1 | 0 | 0 | 12 |
| 0 | 1 | 1 | 0 | 1 | 13 |
| 0 | 1 | 1 | 1 | 0 | 14 |
| 0 | 1 | 1 | 1 | 1 | 15 |
| 1 | 0 | 0 | 0 | 0 | 16 |
| 1 | 0 | 0 | 0 | 1 | 17 |
| 1 | 0 | 0 | 1 | 0 | 18 |
| 1 | 0 | 0 | 1 | 1 | 19 |
| 1 | 0 | 1 | 0 | 0 | 20 |
| 1 | 0 | 1 | 0 | 1 | 21 |
| 1 | 0 | 1 | 1 | 0 | 22 |
| 1 | 0 | 1 | 1 | 1 | 23 |
| 1 | 1 | 0 | 0 | 0 | 24 |
| 1 | 1 | 0 | 0 | 1 | 25 |
| 1 | 1 | 0 | 1 | 0 | 26 |
| 1 | 1 | 0 | 1 | 1 | 27 |
| 1 | 1 | 1 | 0 | 0 | 28 |
| 1 | 1 | 1 | 0 | 1 | 29 |
|  | 1 | 1 | 1 | 1 | 31 |
|  |  |  |  |  |  |
| 0 |  |  |  |  |  |

and outputs are on opposite sides of the package. Coupling through the power supply is a function of the quality and location of the supply bypassing. Use appropriate low-impedance components and locate them as close as possible to the IC. Avoid routing the inputs near the outputs.

# 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers 

## Table 7. 7-Bit Serial Control Word Bit Assignments (Mode 1: Complete Matrix Mode Programming)

| BIT | NAME | FUNCTION |
| :---: | :---: | :--- |
| $6(\mathrm{MSB})$ | Output Enable | Enable bit for output, $0=$ disable, $1=$ enable. |
| 5 | Gain Set | Gain select for output buffer, $0=$ gain of $+1 \mathrm{~V} / \mathrm{V}, 1=$ gain of $+2 \mathrm{~V} / \mathrm{V}$. |
| 4 | Input Address 4 | MSB of input channel select address |
| 3 | Input Address 3 | MSB of input channel select address |
| 2 | Input Address 2 | MSB of input channel select address |
| 1 | Input Address 1 | MSB of input channel select address |
| $0($ LSB $)$ | Input Address 0 | LSB of input channel select address |

Power-Supply Bypassing
The MAX4357 operates from a single +5 V or dual $\pm 3 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ supply. For single-supply operation, connect all VEE pins to ground and bypass all power-supply pins with a $0.1 \mu \mathrm{~F}$ capacitor to ground. For dual-supply systems, bypass all supply pins to ground with $0.1 \mu \mathrm{~F}$ capacitors.

## Power in Large Systems

 The MAX4357 has been designed to operate with split supplies down to $\pm 3 \mathrm{~V}$ or a single supply of +5 V . Operating at the minimum supply voltages reduces the power dissipation by as much $40 \%$ to $50 \%$. At $\pm 5 \mathrm{~V}$, the MAX4357 consumes 220 mW ( $0.43 \mathrm{~mW} /$ point).
## Driving a PC Board Interconnect or Cable <br> $(A v=+1 V / V$ or $+2 V / V)$

The MAX4357 output buffers can be programmed to either $\mathrm{AV}=+1 \mathrm{~V} / \mathrm{V}$ or $+2 \mathrm{~V} / \mathrm{V}$. The $+1 \mathrm{~V} / \mathrm{V}$ configuration is typically used when driving short-length (less than 3 cm ), high-impedance "local" PC board traces. To drive a cable or a $75 \Omega$ transmission line trace, program the gain of the output buffer to $+2 \mathrm{~V} / \mathrm{V}$ and place a $75 \Omega$ resistor in series with the output. The series termination resistor and the $75 \Omega$ load impedance act as a voltagedivider that divides the video signal in half. Set the gain to $+2 \mathrm{~V} / \mathrm{V}$ to transmit a standard 1 V video signal down a cable. The series $75 \Omega$ resistor is called the back-match, reverse termination, or series termination. This $75 \Omega$ resistor reduces reflections and provides isolation, increasing the output-capacitive-driving capability.

Matrix Programming The MAX4357's unique digital interface simplifies programming multiple MAX4357 devices in an array. Multiple devices are connected with DOUT of the first device connecting to DIN of the second device, and so on (Figure 9). Two distinct programming modes,

Individual Output Address Mode $($ MODE $=0)$ and Complete Matrix Mode (MODE = 1) are selected by toggling a single MODE control pin high or low. Both modes operate with the same physical board layout. This allows initial programming of the IC by daisychaining and sending one long data word while still being able to immediately address and update individual locations in the matrix.

## Individual Output Address Mode

(Mode = 0)
In Individual Output Address Mode, the devices are connected in a serial-bus configuration, with the datarouting gate (Figure 3) connecting DIN to DOUT, making each device a virtual node on the serial bus. A single 16 -bit control word is sent to all devices simultaneously. Only the device with the corresponding chip address responds to the programming word and updates its output. In this mode the chip address is set through hardware pin strapping of A3-A0. The host communicates with the device by sending a 16 -bit word consisting of 1 don't-care bit, 4-chip address bits, and 11 bits of data to make the word exactly 2 bytes in length. The 11 data bits are broken down into 4 bits to select the output to be programmed; 1 bit to set the output enable, 1 bit to set gain, and 5 bits to the select the input to be connected to that output. In this method, the matrix is programmed one output at a time.

Complete Matrix Mode (Mode = 1) In Complete Matrix Mode, the devices are connected in a daisy-chain fashion where $\mathrm{n} \times 112$ bits are sent to program the entire matrix, where $\mathrm{n}=$ the number of MAX4357 devices connected in series. The data word is structured such that the first bit is the LSB of the last device in the chain and the last data bit is the MSB of the first device in the chain. The total length of the data word is equal to the number of crosspoint devices to be

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers



Figure 9. Matrix Mode Programming
programmed in series times 112 bits per crosspoint device. This programming method is most often used at startup to initially configure the switching matrix.

## Operating at +5 V Single-Supply with

 $A v=+1 V / V$ or $+2 V / V$ The MAX4357 guarantees operation with a single +5 V supply and a gain of $+1 \mathrm{~V} / \mathrm{V}$ for standard video-input signals ( $1 \mathrm{Vp}-\mathrm{p}$ ). To implement a complete video matrix switching system capable of gain $=+2 \mathrm{~V} / \mathrm{V}$ while operating with a +5 V single supply, combine the MAX4357 crosspoint switch with Maxim's low-cost, high-performance video amplifiers optimized for single +5 V supply operation (Figure 10). The MAX4450 single andMAX4451 dual op amps are unity-gain-stable devices that combine high-speed performance with Rail-toRail ${ }^{(1)}$ outputs. The common-mode input voltage range extends beyond the negative power-supply rail (ground in single-supply applications). The MAX4450 is available in the ultra-small 5 -pin SC70 package, while the MAX4451 is available in a space-saving 8 -pin SOT23 package. The MAX4383 is a quad op amp available in a 14-pin TSSOP package. The MAX4380/MAX4381/ MAX4382/MAX4384 offer individual high-impedance output disable, making these amplifiers suitable for wired-OR connections.

## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

MAX4357


Figure 10. Typical Single +5 V Supply Application

TRANSISTOR COUNT: 39,133
PROCESS: BiCMOS
$\qquad$

## 32 x 16 Nonblocking Video Crosspoint Switch <br> with I/O Buffers



## 32 x 16 Nonblocking Video Crosspoint Switch with I/O Buffers

$\qquad$


## NDTES:

1. ALL DIMENSIDNING AND TDLERANCING CDNFORM TD ANSI Y14.5-1982.
2. datum plane hlocated at mald parting line and cilincident with lead, where lead exits plastic body at bottam of parting line.
3. DIMENSIONS D1 AND E1 DC NDT INCLUDE MDLD PRDTRUSIDN. AlLIWABLE MDLD PROTRUSION IS 0.254 MM aN DI AND E1 DIMENSIGNS.
4. PACKAGE TIP DIMENSIONS ARE SMALLER THAN THE BDTTOM dimensians and tap af package will nat overhang battam af package.
5. DIMENSION b DDES NDT INCLUDE DAMBAR PRDTRUSION.
allowable dambar pratrusion shall be 0.08 mm tatal in Excess af THE b DIMENSION AT MAXIMUM MATERIAL CDNDITIDN.
6. CINTROLLING DIMENSION: MILLIMETER.
7. this qutline canfarms ta jedec publicatian 95 registratian MD-136.
8. LEADS Shall be caplanar within . 004 Inch


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
$\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

